嵌入式培训
嵌入式Linux就业班马上开课了 详情点击这儿
上 海 :021-51875830
北 京 :010-51292078
南 京 :025-68662821
武 汉 :027-50767718
成 都 :4008699035

深 圳 :4008699035

沈 阳: 024-31298103
郑 州: 0371-63710058
石 家 庄: 4008699035
广 州: 020-61137349
西 安: 029-86699670
免费报名电话
Training in English

曙海研发与生产网址:www.shanghai66.cn
     
  首 页   手机浏览模式  课 程 介 绍    培 训 报 名   企业培训   付款方式    讲师介绍    学员评价    关于我们   联系我们   承接项目
嵌入式协处理器--FPGA
FPGA项目实战系列课程----
嵌入式OS--3G手机操作系统
嵌入式协处理器--DSP
手机/网络/动漫游戏开发
嵌入式OS-Linux
嵌入式CPU--ARM
嵌入式OS--WinCE
单片机培训
嵌入式硬件设计
Altium Designer Layout高速硬件设计
嵌入式OS--VxWorks
PowerPC嵌入式系统/编译器优化
PLC编程/变频器/数控/人机界面 
开发语言/数据库/软硬件测试
3G手机软件测试、硬件测试
芯片设计/大规模集成电路VLSI
云计算、物联网
开源操作系统Tiny OS开发
小型机系统管理
其他类
WEB在线客服
南京WEB在线客服
武汉WEB在线客服
西安在线客服
广州WEB在线客服
沈阳在线客服
郑州在线客服
石家庄在线客服
点击这里给我发消息  
QQ客服一
点击这里给我发消息  
QQ客服二
点击这里给我发消息
QQ客服三
  双休日、节假日及晚上可致电值班电话:4008699035 值班手机:15921673576 或加qq:1299983702和微信:shuhaipeixun

值班QQ:
点击这里给我发消息

值班网页在线客服,点击交谈:
 
网页在线客服

 
公益培训通知与资料下载
企业招聘与人才推荐(免费)

合作企业最新人才需求公告

◆招人、应聘、人才合作,
请把需求发到officeoffice@126.com或
访问曙海旗下网站---
电子人才网
www.morning-sea.com.cn
合作伙伴与授权机构
现代化的多媒体教室
曙海招聘启示
曙海动态
 
   Synopsys-DFT Compiler 培训
   班级规模及环境
       为了保证培训效果,增加互动环节,我们坚持小班授课,每期报名人数限3到5人,多余人员安排到下一期进行。
   上课时间和地点
上课地点:【上海】:同济大学(沪西)/新城金郡商务楼(11号线白银路站) 【深圳分部】:电影大厦(地铁一号线大剧院站)/深圳大学成教院 【北京分部】:北京中山学院/福鑫大楼 【南京分部】:金港大厦(和燕路) 【武汉分部】:佳源大厦(高新二路) 【成都分部】:领馆区1号(中和大道) 【沈阳分部】:沈阳理工大学/六宅臻品 【郑州分部】:郑州大学/锦华大厦 【石家庄分部】:河北科技大学/瑞景大厦
最近开课时间(周末班/连续班/晚班)
Synopsys-DFT Compiler 培训:2024年1月8日
   学时
     ◆课时: 共5天,30学时

        ◆外地学员:代理安排食宿(需提前预定)
        ☆注重质量
        ☆边讲边练

        ☆合格学员免费推荐工作

        ☆合格学员免费颁发相关工程师等资格证书,提升您的职业资质

        专注高端培训15年,曙海提供的证书得到本行业的广泛认可,学员的能力
        得到大家的认同,受到用人单位的广泛赞誉。

        ★实验设备请点击这儿查看★
   最新优惠
       ◆团体报名优惠措施:两人95折优惠,三人或三人以上9折优惠 。注意:在读学生凭学生证,即使一个人也优惠500元。
   质量保障

        1、培训过程中,如有部分内容理解不透或消化不好,可免费在以后培训班中重听;
        2、培训结束后,培训老师留给学员手机和Email,免费提供半年的技术支持,充分保证培训后出效果;
        3、培训合格学员可享受免费推荐就业机会。 ☆合格学员免费颁发相关工程师等资格证书,提升您的职业资质。专注高端培训13年,曙海提供的证书得到本行业的广泛认可,学员的能力得到大家的认同,受到用人单位的广泛赞誉。

  Synopsys-DFT Compiler 培训

培训方式以讲课和实验穿插进行。

阶段一

Overview
In this workshop you will learn to use DFT Compiler to perform RTL and gate-level DFT checks and insert scan using top-down and bottom-up flows. The workshop will show you how to analyze the reported data to identify common DFT violations and then fix the original RTL design.?

The workshop explores essential techniques to support large, multi-million gate SOC designs including the bottom-up scan insertion flow in the logical (Design Compiler) domain. Techniques learned include: performing scan insertion in a top-down flow; meeting scan requirements for number of scan chains, maximum chain length and reusing functional pins for scan testing; and using Adaptive Scan (DFTMAX) to insert additional DFT hardware to reduce the test time and the test data volume required for a given fault coverage.?

?

Objectives?
At the end of this workshop the student should be able to:?
Define the test protocol for a design and customize the initialization sequence, if needed?
Perform DFT checks at both the RTL and gate-levels?
State common design constructs that cause typical DFT violations?
Automatically correct certain DFT violations at the gate-level using AutoFix.?
Insert scan to achieve well-balanced top-level scan chains and other scan design requirements?
Write a script to perform all the steps in the DFT flow, including exporting all the required files for ATPG and Place & Route.?
Implement Rapid Scan Synthesis (RSS) in a top-down scan insertion flow achieving well-balanced scan chains?
Modify a bottom-up scan insertion script for full gate-level designs to use Test Models/ILMs with RSS and run it?
Preview top-level chain balance using test models/ILMs after block-level scan insertion and revise block level scan architecture as needed to improve top level scan chain balance.?
Modify a scan insertion script to include DFT-MAX Adaptive Scan compression?
Configure DFT Compiler to support low power flows including clock gating and multivoltage?

Audience Profile
Design and Test engineers who need to check for, identify and fix design-for-test violations in their RTL?or?gate-level designs, insert scan into possibly multi-million gate ASICs, and export design files to ATPG and Place&Route tools.

Prerequisites
There are no prerequisites for this workshop. Prior experience with Design Compiler, Design Vision and writing Synopsys TCL scripts is useful, but not required.

Course Outline?

Unit 1
Introduction to Scan Testing
DFTC User Interfaces
Creating Test Protocols
DFT for Clocks and Resets
meeting scan requirements for number of scan chains, maximum chain length and reusing functional pins for scan testing; inserting an On-Chip Clocking (OCC) controller for At-Speed testing using internal clocks; IEEE 1500 standard; and drive low power pattern requirement through ATPG generations.

Unit 2
DFT for Buses/Tristates
Top-Down Scan Insertion
Exporting Design Files
New Features

Unit 3
High Capacity DFT Flows
DFT MAX
Low Power DFT
Conclusion

阶段二

Unit 1
·????DFT Compiler Flows

·????DFT Compiler Setup

·????Test Protocol

·????DFT Design Rule Checks

Unit 2

·????DFT DRC GUI Debug

·????DRC Fixing

·????Top-Down Scan Insertion

Unit 3

·????Exporting Files

·????High Capacity DFT Flows

·????Multi-Mode DFT

·????DFT MAX

阶段三

unit 1. Understanding Scan Testing
? Define the test protocol for a design

? Perform DFT checks at both the RTL and gate-levels

? State common clocking and reset/set design constructs that cause typical DFT violations

? Automatically fix certain DFT violations at the gate-level using AutoFix

unit 2. DFTC User Interfaces

unit 3. Creating Test Protocols

unit 4. DFT for Clocks and Resets


unit 5. DFT for Tristate Nets
? State design constructs that cause typical DFT violations and how you can workaround these problems:

2   Tristate nets?

2   Bidirectional pins?

2   Embedded memories

? Insert scan to achieve well-balanced top-level scan chains and other scan design requirements

unit 6. DFT for Bidirectional Pins

unit 7. DFT for Embedded Memories

unit 8.Top-Down Scan Insertion

unit 9.Exporting Design Files
? Write a script to perform all the steps in the DFT flow, including exporting all the required files for ATPG and Place & Route?

? Customize the test initialization sequence, if needed?

? Modify a bottom-up scan insertion script for full?
gate-level designs to use Test Models/ILMs with RSS and run it

? Preview top-level chain balance using test models/ILMs after block level scan insertion and revise block level scan architecture as needed to improve top-level scan chain balance

? Insert additional observe test points to reduce number of ATPG patterns

unit 10. High Capacity DFT Flows

unit 11.Test Data Volume Reduction

 

节假日、双休日及晚上请垂询招生热线 :4008699035


备 案 号 : 沪 IC P备 08026168 号

.(2014年7月11).......................................................................................................